JPH0431620Y2 - - Google Patents
Info
- Publication number
- JPH0431620Y2 JPH0431620Y2 JP1985040641U JP4064185U JPH0431620Y2 JP H0431620 Y2 JPH0431620 Y2 JP H0431620Y2 JP 1985040641 U JP1985040641 U JP 1985040641U JP 4064185 U JP4064185 U JP 4064185U JP H0431620 Y2 JPH0431620 Y2 JP H0431620Y2
- Authority
- JP
- Japan
- Prior art keywords
- request signal
- threshold voltage
- inverter
- standby
- voltage
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired
Links
Landscapes
- Power Sources (AREA)
- Microcomputers (AREA)
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP1985040641U JPH0431620Y2 (en]) | 1985-03-20 | 1985-03-20 |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP1985040641U JPH0431620Y2 (en]) | 1985-03-20 | 1985-03-20 |
Publications (2)
Publication Number | Publication Date |
---|---|
JPS61155930U JPS61155930U (en]) | 1986-09-27 |
JPH0431620Y2 true JPH0431620Y2 (en]) | 1992-07-29 |
Family
ID=30549719
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP1985040641U Expired JPH0431620Y2 (en]) | 1985-03-20 | 1985-03-20 |
Country Status (1)
Country | Link |
---|---|
JP (1) | JPH0431620Y2 (en]) |
Family Cites Families (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS5415553U (en]) * | 1977-07-04 | 1979-02-01 | ||
JPS56147220A (en) * | 1980-04-17 | 1981-11-16 | Nec Corp | Clock controller |
JPS5971525A (ja) * | 1982-10-18 | 1984-04-23 | Nec Corp | 状態制御装置 |
-
1985
- 1985-03-20 JP JP1985040641U patent/JPH0431620Y2/ja not_active Expired
Also Published As
Publication number | Publication date |
---|---|
JPS61155930U (en]) | 1986-09-27 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
JPH0450629B2 (en]) | ||
US6272630B1 (en) | Method and device for reserving wake-up functions of computer system after power loss | |
US7085946B2 (en) | Backup memory control unit with reduced current consumption having normal self-refresh and unsettled modes of operation | |
JPH0431620Y2 (en]) | ||
US20040210785A1 (en) | Method of and apparatus for achieving "watch dog" functions in microcontrollers and microcomputers and the like, required to shut down for extended periods of time for energy-conservation purposes | |
JPH0431621Y2 (en]) | ||
US7010709B2 (en) | Information processing device | |
JPS5971525A (ja) | 状態制御装置 | |
JP3711849B2 (ja) | マイクロコンピュータ | |
JPH0418031Y2 (en]) | ||
JPH0588775A (ja) | クロツク切替え方式 | |
TW541453B (en) | Power saving device for computer and method thereof | |
JPH0588790A (ja) | 電源制御方式 | |
JPS61121117A (ja) | メモリ−バツクアツプ制御装置 | |
JPH04171516A (ja) | リセット回路 | |
JPS6225794Y2 (en]) | ||
JP2002202961A (ja) | マイクロコンピュータ | |
JPH0445065Y2 (en]) | ||
JPS626315A (ja) | マイクロコンピユ−タのメモリバツクアツプ装置 | |
JPH0416805B2 (en]) | ||
JPH0426127B2 (en]) | ||
JPH0426902Y2 (en]) | ||
JPH1097340A (ja) | 携帯型情報機器 | |
CN119396273A (zh) | 控制方法、控制装置、集成芯片、电子设备和介质 | |
JPH06103480B2 (ja) | 停電処理装置 |